At present, system-on-a-chip (SoC) designers are confronted with a variety of alternative embedded memory technologies including SRAM, DRAM, and flash memory. Each of these memory options has both strengths and weaknesses. SRAM offers compatibility with logic and fast read and write speeds at the cost of large 4-or 6-transistor storage cells and relatively high dynamic power consumption. DRAM offers high storage density, but embedding DRAM in an SoC design typically requires expensive modifications to standard logic processes and usually entails compromises to the performance of the resulting logic and/or memory. Neither SRAM nor DRAM offers nonvolatility, which is essential for some applications and would be attractive for many others. Flash memory and EEPROM macros are both available in standard foundry processes, but the minimum available feature sizes are typically one to two generations behind state-of-the-art line widths. Also, provisions must be made for providing high programming voltages.
